Cadence

Stony Brook University (SUNY)
Department of Physics and Astronomy
Cadence* University Program Member

This page describes customization of Cadence products
for design of Josephson junctions based electronics.**

Academic Research Projects and Classes:
  • V. Semenov, Active magnetic shielding (Custom IC)
  • V. Semenov, Reversible Computing (Custom IC)
  • V. Semenov, Superconductor Digital Circuits with Low Energy Dissipation (Custom IC)
  • D. Averin, PHY699, Dissertation Supervision (Custom IC)
  • V. Semenov, PHY585, Special Study (Custom IC)

Tools to verify Schematics
ERCStands for ElectRical Connectivity.
This set of rules quickly checks the basic correctness of the schematics.
For example, existance of the path from the power net to the ground net.
This is useful to quickly check schematic extracted from Layout view.
PSCANPSCAN is well known simulator of superconductive circuits.
Link on the left points to the script with PSCAN netlister,
toolbar with elements from rsfq.basic library
(such as Josephson junctions), PSCAN initialization dialog and some other
useful routines.
  

Tools to verify Layouts
DRCDesign Rules Check.
A set of rules to check relative positions of the objects in the same or different layers.
In other words, this is a check for compliance with the fabrication technology.
EXTA set of rules that describes the correspondence of layers to the schematic elements.
By means of these rules a schematic can be Extracted from a layout.
This step is required in order to do other layout checks.
LVSLayout Versus Schematics script checks the
correspondence of Layout and Schematics views. It verifies correct connectivity
and properties of the elements.
L-MeterL-Meter is a program written by Paul Bunyk. It is a tool to extract
inductances of superconductive elements. The link on the left points
to the script that generates input information for L-meter from
Cadence Layout views. In addition, this script can generate resisors and inductances.
  

Automated Layout generation Tools
JJ PcellWe have developed a comprehensive library of Pcells that includes all the elementary
objects necessary for design of complex superconducting digital circuits.
JJ Pcell is our first version of a Josephson junction Pcell for HYPRES fabrication technology.

[Extract][DRC][ERC][LVS]

RSFQ Lab Home Page
Back to:

RSFQ Lab Home Page


Cadence License professor: Vasili Semenov
Page was last updated on August 10, 2024


* Cadence is a registered trademark of Cadence Design Systems, Inc.,
2655 Seely Avenue, San Jose, CA 95134.


** Information on this page is provided ‘as is’ without warranty of any kind. No statement
is made and no attempt has been made to examine the information, either with
respect to operability, origin, authorship, or otherwise. Please use this
information at your own risk. We recommend using it on a copy of your
data to be sure you understand what it does under your conditions.
Keep your master intact until you are satisfied with the use of this
information within your environment.